Skip to content
View KapoorAkshit18's full-sized avatar
👨
👨

Block or report KapoorAkshit18

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. vsd-riscv vsd-riscv Public

    Advanced Embedded Systems

    Verilog 2

  2. nasscom-vsd-soc-design-workshop nasscom-vsd-soc-design-workshop Public

    2 Week SoC DIgital VLSI Workshop

    1

  3. video_display_processor video_display_processor Public

    Final Year Project Performed at Shri Mata Vaishno Devi University

    Verilog 1

  4. vsdstdcelldesign vsdstdcelldesign Public

    Forked from nickson-jose/vsdstdcelldesign

    This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an…

    Verilog

  5. Embedded_Systems Embedded_Systems Public

    C++

  6. Contracts_using_Solidity Contracts_using_Solidity Public

    Solidity