Wider range of PLL usage #117
Open
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
I experimentally tested the PLL range to be from 30-948 MHz and it doesn't lock when fpfd = 2 MHz and fvco = 600 MHz but it does when fvco = 300 MHz or smaller. For example CLKOP_DIV=1 CLKFB_DIV=25 CLKI_DIV=6 works while CLKOP_DIV=12 CLKFB_DIV=25 CLKI_DIV=6 does not. Signed-off-by: x44203 <[email protected]>
Contributor
|
The user should probably be warned if operating outside of the officially supported specs. Something non-obvious could be broken ... |
Contributor
|
@smunaut is definitely right here. I've also got no idea why you think one experiment, presumably on one device at one voltage and temperature, is more useful than a tested and guaranteed datasheet spec that Diamond also uses. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
I experimentally tested the PLL range to be from 30-948 MHz and it doesn't lock when fpfd = 2 MHz and fvco = 600 MHz but it does when fvco = 300 MHz or smaller. For example CLKOP_DIV=1 CLKFB_DIV=25 CLKI_DIV=6 works while CLKOP_DIV=12 CLKFB_DIV=25 CLKI_DIV=6 does not.