Skip to content

Conversation

@Anhijkt
Copy link
Contributor

@Anhijkt Anhijkt commented Nov 6, 2025

What are the reasons/motivation for this change?
5246
Explain how this is achieved.
This code checks if arst signal of fsm's state register depends on it being in invalid state.

Copy link
Member

@mmicko mmicko left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Changes in fsm_detect are looking fine. However think it would be nice to cleanup/improve test cases.
Since 2nd and 3rd test case have generated reset, there is no need to expose it with inout wire reset. Also 3rd test case have reset_test signal driven from both always blocks, and read_verilog will not give error on this, but Verific errors out, can you propose cleaner test for this case ?

Copy link
Member

@mmicko mmicko left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks. Much better now

@mmicko mmicko merged commit 4bfdc62 into YosysHQ:main Nov 14, 2025
28 checks passed
@whitequark
Copy link
Member

Asking here since the people involved are probably the most up-to-date ones on FSM in Yosys: do we have detection of FSM with resets due to any of the recent changes?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants