-
Notifications
You must be signed in to change notification settings - Fork 0
E. Conclusion
littekge edited this page Dec 13, 2024
·
2 revisions
Our finished project consists of a processor coded in Verilog that interacts with an ASCII-based VGA controller to run compiled and assembled C code. The processor uses a standard implementation of the RISC-V architecture, with the C code compiled and assembled by GCC (GNU Compiler Collection). The processor interacts with the VGA controller by writing to memory locations in the controller's master buffer, which the controller reads to translate and output an ascii character to the screen.
This report documents the exact construction of this project, and the functionality of each individual module.