Skip to content

crc: Add vector-accelerated assembly code for RISC-V 64-bit architecture with Zvbc instruction set #350

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
yinlenree wants to merge 1 commit into
base: master
Choose a base branch
from
+3,930 −16

crc: add RISC-V implementation

5313ac9
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Open

crc: Add vector-accelerated assembly code for RISC-V 64-bit architecture with Zvbc instruction set #350

crc: add RISC-V implementation
5313ac9
Select commit
Loading
Failed to load commit list.
check_format
succeeded Dec 30, 2025 in 43s