- In this NASSCOM-certified 'RISC-V based MYTH' workshop by VLSI System Design in collaboration with Redwood EDA, I have constructed a RISC-V microarchitecture using the TL-Verilog HDL in the Makerchip IDE, a Design language developed by Redwood EDA.
- Through this workshop I had the opporunity to learn programming in TL-Verilog and also discover the RISC-V ISA,a basic Verification flow in ABI and the basic RISC-V CPU mircoarchitecture. The Makerchip IDE has been used to design, simulate and visualize the circuits.
- Sandbox link: https://myth.makerchip.com/sandbox/0zpfRhB9N/08qh6Vk#
-
Notifications
You must be signed in to change notification settings - Fork 0
In here, I have uploaded my work on the developement of the RISC-V microarchitecture, constructed using TL-Verilog in the Makerchip IDE, as part of VSD and NASSCOM certified 'RISC-V based MYTH' program.
kirthana1181/RISC-V-Workshop
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
In here, I have uploaded my work on the developement of the RISC-V microarchitecture, constructed using TL-Verilog in the Makerchip IDE, as part of VSD and NASSCOM certified 'RISC-V based MYTH' program.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published