This project was done as a part of the Computer Architecture Course, Semester-I 2017-18. The cache has been implemented with the following specifications :
- 4-way Set Associative
- Way halting
- Write Back Policy
- LRU Counter Replacement Policy
- 1KB Cache Size
- 16B Line Size